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ABSTRACT
A method of synthesizing programmable counters is described. It is shown
that if the values of the program inputs are not fixed by external requirements,
they can be defined during the synthesis to tend to minimize the combinational
logic of the programmable counter.
A programmable counter can be used as the control unit in a word organized
digital system. The cost effectiveness of synthesizing synchronous sequential
machines modeled as word organized digital systems is discussed.
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I INTRODUCTION
A programmable counter is a digital device which generates a particular
sequence of binary numbers when a particular steady state input is applied to
the device. The number of different output sequences and the associated steady
state inputs are limited only by practical considerations. The output sequence
of binary numbers or words can be used to synthesize quantized discrete-time
signals or to control the operation of synchronous digital "systems.
The synthesis of synchronous sequential machines* has been well covered in the
literature I M ) (3)_ ^ COUnter is a type of synchronous sequential machine
which has no inputs in the normal sense and makes a unique transition on the
arrival of each clock pulse. Since there are no inputs, the next state is solely
dependent on the present state.
The concept of a programmable counter (PC) introduces an external input
which is called the program input and it will be shown that a PC can be
modeled by imposing restrictions on the general model of a synchronous
sequential machine. A PC in its simplest form is a digital device which
produces a unique cyclic output count when the input variables are held in
* The literature uses the phrases synchronous sequential circuits and
synchronous sequential machines indiscriminately. The latter is used
in this thesis.
gsteady state. The maximum number of unique counts is equal to 2 , where s
is the number of input variables .
A method of synthesizing PC's is described in Section IH and consists
essentially of the reduction of the Boolean functions describing the combina
tional circuit in the PC model. The reduction of the Boolean functions differs
from the methods described in the literature * '
'
in two ways. First the
Boolean functions have some undefined input variables, and secondly the
reduction technique only tends to minimize the functions in order to achieve
an economy of engineering and computer time.
There are restrictions on the values which can be assigned to the undefined in
put variables. These restrictions are mathematically defined in Section II,
Background. The restricted but undefined input variables result from the
assumption that the program input values to the PC are not fixed by external
requirements. Values for the program inputs are established during the
Boolean function reduction procedure and the values selected tend to minimize
the combinational logic of the PC. The method used to reduce the Boolean
functions involves techniques similar to those used for secondary state assign-
(1) (3)
ment in the synthesis of synchronous sequential machines * . Since the
state variables of the PC are made equal to the output variables, there is no
state reduction procedure in the synthesis of a PC.
Section IV discusses the cost effectiveness of the method described in the
literature * M M ) for fae synthesis of synchronous sequential machines. A
method of designing word organized synchronous sequential machines is pro
posed. The method uses small synchronous machines which are interconnected
and controlled by a PC.
H BACKGROUND
The model of a PC is shown in Figure 1 and is seen to be a case of the general
model of a clocked sequential machine using D type flip-flops for memory. A
D type flip-flop transfers the state at its input to its output at each clock pulse.
A PC is particular in that the number of output lines are held equal to the
number r of flip-flops in the memory and come directly from the flip-flops .
This means that the state variables are equal to the output variables and no
output logic is required. The input variables are the program input and each
value of the input variables calls for a specific output sequence.
A synchronous machine is characterized by a set of input variables
|x x 1 , present state variables jy yl , next state functions
<Y Yr > , and next state output functions <Z Zt 1. The machine
realization is given by the logic equations
'
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The realization of a PC is obtained by considering the present state output as
the set of variables < z zri which are equal to the set of present state
variables |y y 1 , and a set of next state functions sY, Y r ,
and a set of input variables <x xg> . The PC realization is thus given
by
Yi = Yi <z, zr> x, xs) i = 1 r
The above next state functions are now manipulated into a form which will permit
a PC to be defined by a required set of output counts and each member of the
set will be called for by a particular value of the input variables <x xg i .
The PC is thus characterized by the input being held in steady state to give a
particular output count. The input can be considered as a control or a set of
parameters which call for specific output counts.
The maximum number of values which the input variables <x x > can
assume is 2s = p and the characteristics of a PC can be defined by a set of p
next state variable functions.
Yin = Yln(z, - zr, Pn) i = 1 - r
where each member of the set p is r next state variable functions and
Pn(n = 1 p) are the
2S
possible values of the input variables. The set of
p next state variable functions can be solved to give the next state
variable
functions .
Yi = Yi<z, " zr> p,
" pp) [1]
The above next state variable functions are in the form required to define a PC.
The present state variables y. are equal to the present state outputs Zj and the
values Pn of the input variables |x xi are the program inputs. It
should be remembered that
P ^P, /P <-4v12 3 p
A method of reducing these functions is described in Section HI, The Synthesis
of Programmable Counters.
An important restriction on when variables may change state is introduced to
ensure synchronous operation. The present state variables iy yri which
are equal to the output state variables < z z \ change state only on a
clock pulse. The input variables change state only between clock pulses which
means a program word can change value only between clock pulses.
A tabular method of specifying PC's is now defined. The tables are derived
directly from the next state variable functions [1] . The values of the output
variables will be designated by decimal numbers.
The initial specification of a PC will not include values for the program words
Pn and the specification table will be of the form shown in Table 1. The
specification in Table 1 is for a PC with three output variables z , z? , and z3
and two output sequences called for by P and P2 . The number of required
input variables s is defined by
2s"1 < n ^ 2s
where n is the required number of program words which is equal to the required
6
number of output sequences. Thus, for Table 1 there is only one input
variable, since n 2.
TABLE 1. PROGRAMMABLE COUNTER SPECIFICATION
PROGRAM WORD P, PROGRAM WORD Po
Output Sequence Next State Variables Output Sequence Next State Variables
(z, z, z3 ) Y, Y2 Y3 (z, z2 z3 ) Yi Y2 Y3
**0 0 0 1 h-l 1 1 0
i 1
'
1 0 1 0 6 1 0 1
1 1
2 0 1 1 5 1 0 0
1 t
3 1 0 0 4 0 1 1
It *
4 1 0 1 3 0 1 0
1 *
5 1 1 0 2 0 0 1
t 1
6 1 1 1 1 0 0 0
1 i
^7 0 0 0 L0 1 1 1
Table 1 has four columns for each output sequence and a program word Pn
associated with each output sequence. The first column reading from left to
right is the output sequence in decimal notation. The output sequence is
defined by reading down the first column from row to row starting at the
first row and going from the bottom row to the top row.
The values of each of the next state variables Y, , Y , and Y3 are shown in
the next three columns. The output Z - Y, is defined as the most significant
bit and Z3 Y as the least significant bit. The next state variable values
are shown in the same row as the present state output values which they follow.
The sequence called for by the program word P is a single digit increment
up count and P calles for a single digit increment down count.
The PC specification tables will always have the form shown in Table 1 and
the title headings will be omitted.
Two types of don't-cares are found in the specification of PC. The first are
associated only with the present state output variables and arise when an out-
put sequence does not use all of the possible 2 values. Those values which
do not occur are considered as don't-care inputs to the combinational network.
The second type of don't-cares are associated only with the program or input
variables. When the number of required output sequences required from the
PC are not a power of two, then there will be value(s) of the input variables
which are not associated with any output sequence and may be considered as
don't-cares .
Since the next state variables are functions of the present state variables and
the input variables the handling of the two sets of don't-cares is not as
straightforward as described in the literature
' "
'. The handling of don't-
cares in the reduction of the Boolean expressions for the PC combinational
logic is described in Section HI The Synthesis of PC.
Table 2 shows the specification for a three output variable PC capable of
generating three different output sequences. A program input of two variables
is required resulting in an unused program input, which is a don't-care.
TABLE 2. PROGRAMMABLE COUNTER SPECIFICATION
P
i P2 P3
z z z,1 2 3 Y, Y2 Y3 z z z1 2 3 Y, Y Y z z z1 2 3 Y, Y2 Y3
0 0 0 1 5 0 1 0 0 0 1 0
1 0 1 0 2 1 0 1 2 1 0 0
2 0 1 1 4 0 0 0
3 1 0 0
4 1 0 1
5 1 1 0
6 1 1 1
7 0 0 0
The first sequence called for by P uses all of the possible 2 output states and
there are therefore no don't-cares. The second sequence does not use the
outputs 0, 1, 3, 4, 6, or 7 which are then don't-cares. The third sequence
does not use the outputs 1, 3, 5, 7 which are don't-cares.
The specification of a PC is most efficiently given in the tabular form of Table
1, and this is the form which will normally be used. However, to describe
the proposed reduction method, it is necessary to explore further the form of
the next state variable functions.
Yj-Y^z, zr, P Pp)
Each of these functions can be expressed in the form:
Y - f
i (Z] zr, P ) + f 2 (Z] zr, P2 ) + + fp (Z] zr, P^
There are no Boolean products of the P Pp values since the definition
of a PC defines a sequence of outputs for a steady state input. All next state
variable functions can be written as the sum of subfunctions which are the
Boolean product of a P and a function of output variables.
Y = f (z zr) P + f (z zr) P + + f_ (z zr) P_1 v i * i 2*1 / 2 Pi P
A PC specification given in the form of Table 1 can be expressed in the form
of the above next state variable function. These Boolean functions can be
written by using the PC specification table like a truth table. Consider Table
2 and the next state variable Y which is a function of the output variables and
tiie program word. Reading down the first column of values for Y shows it to
be true whenT z z P is true and for the whole column under Y we get
12 3 1 1
(z z z + z ~z z + z z z + z z z )P* 1 2 3 12 3 123 1 2 3 ' 1
10
Reading the three columns for each of the three next state variables gives
Y = (z z z + z "z z +z z"z)P + "z z "z P +
1
x 1 2 3 123 123 1231 1232
z z z P
12 3 3
Y =(z"z z + "z z ~z + z ~z z +z zo"z )P +z "z z P +
2 V 1 2 3 123 123 1 2 3 1 1232
"z "z Z P
12 3 3
Y =(z"z"z + "z z Iz +z"zz +z z z )P +zz zP
3 V 1 2 3 12 3 12 3 1 2 3 1 12 3 2
The program word for P is a don't-care.
Ill SYNTHESIS OF PROGRAMMABLE COUNTERS
3.1 Approach
The specification of a PC to be synthesized will be given in the form of the
tables described in Section H. The synthesis method proposed uses tables
and Karnaugh maps and an immediate description of the steps involved would
obscure the basic approach. The basic concepts are described first and then
the mechanics of the implementation.
The synthesis consists of the reduction of the Boolean functions given in [1]
of Section II.
Y-Yi(Zi -zr, P, , - Pp)
and the definition of the terms {Pn[ * {pn ^x xs)(
The basic concepts are established by first considering in Section 3.3 the
simplification of one next state function which can be written in the form
y.fi (Zi _ zpp +f2(Zi -zr)P +- +fp(Zi zr)Pp.
11
A direct approach to finding the minimum of this Boolean function would be to
substitute all of the possible p! sets of values for the Pn and minimize each
resulting next state function to find the best minimum. This is unnecessary
since many of the next state functions would lead to the same reduced form.
Section 3.2 shows that the complete enumeration of the sets of values for the
Pn required to guarantee a minimum although less than p! is still very large.
The complete enumeration method even with the use of & computer is
impractical.
Section 3.3 describes a method which only tends to a minimum as opposed to
guaranteeing a minimum, and uses the characteristics of the subfunctions
fn (z zr) Pn to guide the selection of values for the Pn.
The values of the P are selected to give Boolean combinations of terms from
pairs of subfunctions which result in the elimination of a large number of
letters. The method is expanded in Section 3.4 to cover sets of next state
variable functions. Sections 3.5 and 3.6 describe the proposed tabular method
of synthesizing PC and Section 3.7 summarizes the procedure.
3.2 Minimization by Complete Enumeration
The next state variable function
Y - f (z zr) P + f (z zr) P + + fD (z zr) Pn1*1 L' i 2*1 ' 2 P * l r'p
can be minimized by substituting different sets of values for P where the
12
number of sets is less than p! and minimizing each resulting expression.
One or more of the reduced expressions will be the minimum form.
The purpose of exploring this method of complete enumeration is to show that
it is impractical even with the use of a computer. The method is described
with the aid of n-cubes and is very similar to the methods used in state
assignment in the synthesis of sequential machines * '. Consider two input
variables giving values P , P , P and P and how they can be positioned
on the vertices of a 2 -cube. Let P be positioned at 00 with no loss of
generalization since we are not interested in the values, only the relative
position. The remaining three symbols P , P , and P4 can then be
positioned in three ways at a distance 1 from the vertex 00, as shown below.
10 11
00 LPj gjoi
10
00 La PjOl
11
The reversal of the symbols at the vertices 10 and 01 will not change the form
of any Boolean function. Since there is only one symbol left, it must be posi
tioned at the remaining vertex. Thus, only three sets of values for P] , P ,
P and P need be substituted in the next state function to guarantee that one
3 4
(or more) of the three Boolean functions when reduced will give the best minimum.
Consider now three input variables giving values P , Pg and how they
can be positioned on the vertices of a 3-cube. The symbol P is positioned
13
at the vertex 000 and the remaining symbols positioned in all possible combina
tions at the vertices 010, 001, and 100 of the 3-cube shown below.
Ill
011
010
3
001
110
000 w
101
Each of the remaining four symbols must be placed at the vertices 011, 110,
and 101 in turn to complete the combinations of four terms on the OXX, XXO,
and XOX planes. Since the only vertex left is 111 all the required sets of
values for the P P have been met. Thus, we have 3 combinations of
1 8
things out of 7 giving
7!
3! (7-3)!
35
and 4 ! =24, giving a total of 24 X 35 * 840 sets of values for P P
which must be substituted in the Boolean function and each Boolean function
reduced to find the best minimum.
In general the number of distinct sets of values for P is given by
(2s - 1) 1
s!
where s is the number of input variables. This was obtained from
14
(2s
- 1) 1
(2B
-r)Is!
which has been shown (6) to be the nvunber of distinct row assignments for
an r-row flow table constructed in the general synthesis procedure for sequen
tial machines. When r = 2s, the number of distinct row assignments is the
same as the distinct sets of values for P. The number of distinct sets of
n
values for PQ for four input variables is given by
4
(2 -1)! 54,486,432,000
4!
Even with the use of a computer the minimization of this number of different
sets of Boolean functions is impractical.
3 . 3 Minimization by Subfunction Combination
A method of reducing a next state variable function which requires the
minimization of only a few Boolean functions is now described. The method
does not guarantee the best reduction but will always be close to the best
reduction. The method makes a preliminary examination of all pairs of sub-
functions fn(z zr) Pn to determine the number of letters eliminated by
the Boolean combination of terms from each pair. The purpose of the examin
ation of all possible pairs of subfunctions is to relate each pair of associated
Pn to the number of letters eliminated. The number of letters eliminated is
used as a weight for the associated pairs of Pn. Thus, a list of all possible
pairs of P with an assigned weight is constructed. The weights are used to
15
guide the juxtaposition of the Pn pairs distanced 1 apart on an n-cube or blank
Karnaugh map. Pairs with high weights are preferred pairs and they are
positioned first on the n-cube or Karnaugh map. Succeeding pairs of decreasing
weight are then positioned distanced 1 apart until the n-cube or Karnaugh map
is full. The positions of the P in the n-cube or Karnaugh map defines a
relative set of values for the Pn which results in the reduction of a relatively
large number of letters .
The first step of this method is to express the output variable part of every
subfunction as the sum of minterms .
Consider two subfunctions of three output variables and three input variables
selected at random.
(z z z +z z~z )Px
1 2 3 123 123' 3
(z z "z + "z z z + z )PX 1 2 3 123 1 2 3 ' 5
The only terms which might be combined in the above pair are z z P
and z z z P . These terms can only be combined if the distance between
12 3 5 J
the values selected for P and P is 1. Thus, the combination of any pair of
subfunctions requires that the two P be positioned by a distance of 1. This
means that they must be adjacent on an n-cube or in a Karnaugh map. The
number of letters eliminated by combining terms from a pair of subfunctions
is directly related to the number of output variable minterms common to the
two subfunctions. Thus, if there are no output variable minterms common to the
16
pair of subfunctions, no letters can be eliminated.
The combination of terms from two subfunctions can be extended to four,
eight, or more subfunctions depending on the number of input variables.
Consider the following four subfunctions of three output variables and three
input variables selected at random.
(z z + z ~z ~z )P*
1 2 3 1 2 3 ' 1
(zzF + z +z"zz")P% 1 2 3 123 1 2 3 ' 3
(z Z + Z )Px 1 2 3 1 2 3 ' 4
(z z T )Px 1 2 3 ' 7
Terms from the four subfunctions can be combined only if the P , P , P ,
and P are in the same plane of a 3-cube. For example, the values of
P = 000, P 010, P4 = 110, and P = 100 permits terms from the four
subfunctions to be combined. Letters would be eliminated since z z z is
1 2 3
common to the four subfunctions in this case.
More information is gained about the reduction of a Boolean function when
pair and four set combinations are examined, than is gained by examining only
pairs. However, it is now shown that while the examination of pairs of sub-
functions is practical, the examination of sets of four is not.
The number of pairs of P from a next state variable function of S input
variables is given by
17
2s!
2 ! (2s - 2) !
which gives 32, 640 for eight input variables and this could be handled on a
computer. The number of sets of four subfunctions for eight input variables
is in excess of 10 which is already impractical even for a computer.
Assume that the foliowing table was obtained from examining the combination
of terms from each pair of subfunctions of a three input variable, three output
variable, next state variable function.
Pair PP PP PP PP PP PP PP
12 13 14 15 16 17 18
Weight 7 7 20 7 7 7 20
Pair PP PP PP PP PP PP PP
23 24 25 26 27 28 34
Weight 40 28 28 53 53 28 28
Pair PP P, PxPP PP PP PP PP35 36 37 38 45 46 47
Weight 28 40 40 28 28 28 28
Pair PP PP PP PP PP PP PP
48 56 57 58 67 68 78
Weight 45 28 28 28 53 28 28
The weights are now used to guide the juxtaposition of the pairs of Pn distanced
1 apart on a Karnaugh map to obtain the elimination of a relatively large number
of letters. Arranging the pairs in order of magnitude of weight we get.
18
Weight Pairs
53 P
2
P
6 'P2
P
7 'P6
P
7
45 P
4
P
8
40 P2 P3 >P3 P6 'P3 P7
28 P
2
P
4 >P2
P
5 'P2 P8 ' P3 P4 'P3 P5 , P P ,' 3 8
P
4
P
5 >P4
P
6 P4 P7 ' P5 P6 'P5 P7 , P P ,'58'
P
6
P
8 >P7
P
8
20 P
1 P4 'P, P8
7 P
1
P
2 'P,
P
3 P, P5 ' P 1 P6 >P, P7
The Pn are now positioned in a blank Karnaugh map as shown below.
p
2
P
6
P
7
P
3
P
5
P
1
P
8 P4
The general procedure in positioning the pairs of Pn in a blank map is to place
a pair of Pn with the largest weight at a distance one apart. The 2 -cube in
which the first pair were placed is then completed using the next highest
weight pairs. The 4-cube is then completed using the next highest weight
pairs and so on until the blank map is filled. This method is relatively simple
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compared with other techniques (*) proposed for the solution of a similar
problem, the coding of internal states of sequential machines. The techniques
proposed by Dolotta and McCluskey for the coding of internal states of sequen
tial machines probably could be adapted to the assignment of values to the Pn
with better minimization results. However, a more complex computer program
would be required to implement this approach.
Before working three examples of the reduction of a next state variable function,
the following relation to be used for the calculation of the number of letters
eliminated by combining 2 minterms of N variables is introduced.
2M-1 [N + l] +2M"2 [N] +2M_3 [N-l] + + 2[N-M + 2]
The sum of this series is given by,
N(2M
- 1) + M M ^ N
The derivation of this expression from the series is given in the Appendix.
The following table gives the number of letters eliminated as a function of M
and N.
JNM 1 2
1 2
2 3 8
3 4 11
4 5 14
5 6 17
6 7 20
7 8 23
8 9 26
8
24
31
38
64
79 160
45 94 191 384
52 109 222 447 896
59 124 253 510 1023 2048
20
The relation N(2 - 1) + M may have to be used a number of times in calcula
ting the total number of letters eliminated in the reduction of a Boolean function.
The different combinations may contain common minterms which leads to com
plications in counting the number of letters eliminated. Consider the three
variable function shown in the Karnaugh map below.
A
c ru
B
The combination of the four minterms gives
3(22
- 1) + 2 - 11
and the combination of the two minterms gives
3 (2 - 1) + 1 - 4
but the minterm ABC was used in both combinations and must be subtracted
from the total of the two combinations to give the number of letters eliminated,
11 + 4 - 3 = 12. Consider the reduction of the four variable function shown in
the Karnaugh map below. .
1
FFEgFE72
ii iiJ L
D
B 21
The combination of the two, four minterms gives
J4(22
- 1) + 2} +
|4(22
- 1) + 2 1 - 28
and the combination of the two minterms gives
4(2 - 1) + 1 5
and since the minterm ABCD was used three times and the minterm ABCD
used twice the number of letters eliminated is 28 + 5 - 8 - 4 21.
The calculation of letters eliminated in the simplification of functions containing
don't-care terms is covered in a similar way. Consider the reduction of the
four variable function shown in the Karnaugh map below.
6 '<%> d) 1)
y .l< J
D
B
The two, four term combinations again eliminates 28 letters and the two term
combination eliminates 5 letters. The don't-care terms themselves are not
included in the calculation of the number of letters eliminated. Thus, the use
of the don't-care term ABCD in two combinations means that 8 must be sub
tracted from the total. The same is true for the don't-care term ABCD.
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Thus, the number of letters eliminated is 28 + 5-8-8-4 = 13. The following
three examples describe the method of reducing a next state variable function.
Example 3.3.1
Minimize the Boolean function z + z z )P + (z z + z z IP +
12 1 2 ' 1 12 1 2 ' 2
Zi Z2 P3 + zi z2 P where ihe number of input variables is two (x , x ).
The first step is to express all of the output function parts as the sum of minterms.
In this example they already exist as the sum of minterms. The next step is to
determine the weights of all pairs of Pn by calculating the number of letters
eliminated by combining the terms of the associated pairs of subfunctions. The
pairs of subfunctions and the combinable terms with the associated P distance
n
1 are given below.
Pairs of Subfunctions Combinable Terms
(z"
z + z z )P1
1 2 1 2 ' 1 '
(z z + z z )P
12 1 2 ' 2
z P , z z P
1 2 1 1 2 i
'
~z z P , z z P
1 2 2
'
i 2 2
z + z z )P, , T z P12 1 2 ' 1 ' i 2 3 z z P , z z P12 1 12 3
(z z + z zn yp ,~z T p12 1 2 ' 1 1 2 4
(z"z+zz )P ,TzPx
1 2 1 2 ' 2 ' 1 2 3
z z P , z z P
12 2 12 3
(zz +zz )P , T T P
12 1 2 ' 2
'
1 2 4
T z P ,
"z"
~z P,12 3 12 4
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The combination of the four, four variable terms of the first row eliminates 14
letters. The combination of two terms of four variables eliminates five letters.
The weights of the associated pairs of Pn are given below.
Pair
Weight
PP, PP PP PP PP PP12 13 14 23 24 34
14
The Pn are Juxtapositioned as shown below, where the P, t P2 and P, P and
P2 P are the only pairs which are preferred. Note that only the relative
position of the Pn in the map is significant. The particular set of values for
the Pn were selected at random.
P P1 2
P P
4 3
Substituting the above values for the Pn in the original Boolean expression
gives .
(z z+z z )x x, +(z z +zz )xx, +z zx X+Z Z X xxl2 1 2 ' 1 2 X12 1 2 ' 1 2 1 2 l 2 l 2 | :
which reduces to z +z zx, + z z x x,2 2 12 1 12 12
as shown in the Karnaugh map below.
24
U V
1
Example 3.3.2
Minimize the Boolean expression,
(z z z +zzT )P +(z + z z + "z z +
123 1 2 3 ' 1 x 1 2 3 123 123 123
zzz )P +(zzz +zzz +Tzz +~z ~z z )P +
1232 * 1 2 3 123 123 1 2 3 ' 3
(zzz+zzz +ZZZ +ZZZ )P +(zzz +* 1 2 3 123 123 1 2 3 ' 4 x 1 2 3 123
ZZZ
1 2 3
+ ZZZ )P +(zzz +ZZZ +ZZZ +z
1 2 3
' 5 x 1 2 3 123 123 1
z z +
2 3
ZZZ )P +(zzz +ZZZ +ZZZ +ZZZ +ZZZ )
12376 x123 123 123 123 1237
P +(zzz+zzz +ZZZ +zzz)P
7 x123 123 123 i23'8
The subfunctions of the variables z , z and z are in the required form of
12 3
the sum of minterms . The pairs of Pn are listed in Table 3 with the associated
output variable terms which are common to the two subfunctions. Listing the
common output variable terms is a convenient way of identifying the terms
25
from a pair of subfunctions which can be combined. For example, from the
table below the output terms z z z and z z are common to the two
12 3 12 3
subfunctions associated with P and P . The combinable terms from these
1 4
two subfunctions are therefore zzzP ,zzzP , z z
"z"
P
123l'l234',23 1
and z z ~z P
12 3 4-
TABLE 3. WEIGHTS OF Pn PAIRS
PAIRS
OF P COMMON TERMS WEIGHT
P P
1 2
P, P1 3
P P
1 4
P P
1 5
P, P1 6
P P
1 7
P. P
P P
2 3
P P
2 4
P P
2 5
P P
2 6
P P
2 7
P P
2 8
P P
3 4
ZZZ
2 3
2 3
z z , z z z
2
3'
123
z z
2 3
z z
2 3
z z
2 3
z z , z z z
2 3 12 3
zz ,zzz ,zzz ,zzz
23l23'l23'l23
ZZ ,zzz ,zzz
2 3 12 3 12 3
zz ,zzz ,zzz
2 3 1 2 3
'
l 2 3
ZZ ,zzz ,zzz ,zzz ,zzz
23'l23'l23'l23123
,zzz ,zzz ,zzz
23123123123123
ZZ ,zzz ,zzz
2 3 1 2 3 1 2 3
ZZ ,zzz ,zzz
2 3 1 2 3
'
l 2 3
7
7
20
7
7
7
20
40
28
28
53
53
28
28
26
PAIRS
OFPn COMMON TERMS WEIGHT
P P
3 5
P P
3 6
P P
3 7
P P
3 8
P P
4 5
P P
4 6
P P
4 7
P P
4 8
P P
5 6
P P
5 7
P P
5 8
P P
6 7
PA P6 8
P P
7 8
ZZZ
2 3
z z
2 3
z z
2 3
z z
2 3
z z
2 3
z z
2 3
z z
2 3
Z, Z2 3
Z Z
2 3
Z Z
2 3
Z Z
2 3
z- z2 3
Z Z
2 3
Z Z
2 3
ZZZ
1 2 3
ZZZ
2 3
Z Z,2 3
Z Z
2 3
Z Z
2 3
Z Z
2 3
Z Z
2 3
Z, Z2 3
Z Z
2 3
Z Z
2 3
Z Z
2 3
Zo z2 3
Z Z
2 3
Z Z
2 3
Z Z
2 3
Z z , z z z
2 3' 123
z z , z z z
2 3 12 3
z z
2 3
z z,2 3
z Z,2 3
Z Z2 3
z z , z z z2 3 1 2 3
z z
2 3
z z
2 3
Zo Z,2 3
ZZ ,zzz ,zzz
2
3'
1231 23
z z
2 3
Z Z
2 3
28
40
40
28
28
28
28
45
28
28
28
53
28
28
The weights in Table 3 were calculated using the relationship
N(2M
- 1) + M
and the Karnaugh maps shown in Figure 2. The purpose of the Karnaugh maps
is to aid in the identification of the combinations of common terms . Since we
are interested only in the combination of terms from pairs of subfunctions with
27
}
T*
>- Z
PP ,PP ,PP ,P,P,1 21 3'1 51 6 '
P P , *P P
14 18
pl p, z
>
Q__l)
0 >) i
/ \
r 1 0
'
i
c
-
->
. z
p p , P p , p p
2 3 3 6 3 7
PP ,PP , P, P ,PP24'25'2 8'3 4
P3 P5 P, P ,PP ,PP ,PP3845464 7
5 6
_L Q
}
(l EI J
ir
z
2
>
P P , P P . P P
2 6
' 2 7 6 7
P P
4 8
FIGURE 2. KARNAUGH MAPS
28
Pn distanced one apart it is not necessary to show the input variable in the
Karnaugh maps. For example, the Karnaugh map in the second row, first
column of Figure 2 shows the output terms zzzT ,"zzz , "z z z ,r
123123123
7i "z2 z3 which are common to the pair of subfunctions associated with P and
P, . The terms z z "z z ~z can be combined which means the3 12 3 12 3
terms zzTP , z z "z P ,
"z*
z "z P , and"z, z T P can123212331232 1233
be combined and the number of letters eliminated is,
6(22"
- 1) + 2 - 20 since
there are three input variables . The terms "z ~z z z z can alsor
12 3 12 3
be combined which means that the number of letters which can be eliminated is
again 20. The total number of letters eliminated by combining terms from the
subfunctions associated with P and P is therefore 40. The calculation of2 3
the number of letters eliminated by the combination of the following terms
z z T P , z z ~z P , "z z T P , "z, z, z", P , "z, z z P ,I2321236'l232l236l232'
z"zzP ,"zTzP0 ,T, I z, P , T, ~z. "z, P , "z, "z T p,
1236l232'l236l232'l236
is aided by the Karnaugh map in the first column, third row of Figure 2 and is
as follows,
[6(23-l) + 3] + [6(22-l) + 2] -12-53
and so on for the calculation of the other weights.
Figure 3 shows eight possible juxtapositions of the pairs of Pn. Only 3(a) will
be used to minimize the original Boolean expression. Based on the configura
tion shown in Figure 3(a), the following set of values for the Pn are used for
29
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FIGURE 3. JUXTAPOSITIONS OF Pn PAIRS
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substitution in the original Boolean expression:
P. - 101 P - 010 P - 000 P - 0111 2 3 4
P, "=001 P =110 P =100 P -1115 6 7 g
which gives,
(z z z + z z "z, )x, "x x, + (z z "z
+z"
z "z + "z z z +* ' 2 3 1 2 3 ' 1 2 3 X123 123 123
"z "z z, + z\ "z "z Jxx"x +(zz"z + Z ~z +T Z Z +123 1 2 3 ' 1 2 3 * 1 2 3 123 123
"z z Jx "x "x +(z z "z +z z z
+z"z~
+z"z z )12 3 ' 1 2 3 x123 123 1 2 3 1 2 3 '
x'xx,+(zzT+z"z"z +z"zT + "z z z jx 7 x +
123 * 1 2 3 123 123 1 2 3 ' l 2 3
(z z
"z"
+ z
"z"
+
"z"
z z +"z"zTz +"z""z*"z )x x
"x"
+
x123 123 123 123 1 2 3 ' 1 2 3
(z z ~z +~z z ~z +~z z z +"z ~z z
+z""z" "z"
)x T, +v
1 2 3 123 123 123 1 2 3 ' i 2 3
(z +z z +Tz Z )X X X,x123 123 123 i23'i23
The minimization of this expression is shown in the Karnaugh map of Figure
4 and the resulting expression is.
z I IT x +zzxx +zxx +zzT+"z"z!T +
13123 1213 223 1 2 3 121
~Z z"x
+Z"
X ~X +~Z X "x"
13 3 12 3 113
Example 3.3.3
This example shows how don't-care terms are handled in the minimization of
next state variable functions.
(z ~z z + z z z +T T z )P, +
(z" "z"
+T T z )P +v
I 2 3 123 1 2 3 1
x 1 2 3 1232
(z z z +z
+z"z""z"
+z"~"z")P +Z Z Z P +v 1 2 3 123 123 1 2 3 ' 3 1234
(zzz +dfzzz +ZZZ+ZZZ])P +ZZZP
X123 L 1 2 3 123 1 2 3 J ' 5 1236
31
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The terms of the subfunctions (zzz +zzz +zzz +zzz
xl23 123 123 123
+ z"z"z"+z"z"z +zz~+zzz )P and Cz ~z ~z +
123 123 123 1 2 3 ' 7 x 1 2 3
z""z Z + Z ~Z
+~
Z z +zT
~z*
+ z
~z"
z + z +
123 123 123 123 123 123
z z z )Po are defined as don't-care terms. The terms in (z z z\ +1 2 3 ' 8 1 2 3
"z"
If z
+z*"z" "z"
)P are also don't-care terms.
12 3 1 2 3 ' 5
The output variable part of each subfunction is already in the form of a sum
of minterms . The calculations of the weights of the pairs of Pn were aided
by the use of the Karnaugh maps of Figure 5. The calculations were made
using the relation
N(2M
- 1) + M and are shown below.
PP ,PP ,PP ,PP ,PP ,
12,3 1 4 ' 6 ? 3 '
6(2-1) + 1 7
P3 P4 . P3 P ' P4 P5 ' P4 P6 ' P5 ?6
P P [6(2 - 1) + 1 ] + [ 6(2 - 1) + 1 - 6] =
8
P P [6(2-1) +1-6] + [6(22-l) +
3 5
2 - 6 ] =15
P P , P P
[6(22
-1) +2 -12] + [6(22-l) +
17*18
2 - 18 ] =10
P P , P, P , P P
[6(22
-1) + 2 -12] =82 5 2 7 ' 2 8
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p p , p p3 7 ' 3 8
2 [ 6(22 - 1) + 2 - 12 ] =16
P P , P P , P P ,4 7 ' 4 8 ' 5 7 '
P P , P P , P P5 8 6 7 6 8
6(2 - 1) + 1 - 6 = 1
The juxtaposition of the pairs of Pn in a blank map is more complex when
don't-care terms are included. Consider the positioning shown below and
P6 P4 P8 P,
P7 P3 P5 P2
recall that the terms associated with P? and Pg are don't-cares. The
pair P P with a weight of 16 are positioned first and then there is no
point in positioning P3 Pg since Pg is a don't-care and P3 has already
been combined with a don't-care. The pair P P which have the nextr 3 5
highest weight 15 are positioned next. The 2-cube in the bottom row of the
map is then completed using the pair P P which have a weight of 8.2 5
Filling the 2-cube of the top row of the map is now started by positioning the
pair P P with weight 10. The pairs Pi P and P^ Pz are then used to18 4 8 4 6
complete the map. This part of the procedure is the weakest step since it
depends to some extent on past experience, intuition and trial and error to
find the best set of values for the P , and this is not easily programmed for
use on a computer. A considerable amount of research on the state-assign
ment problem which is essentially the same problem has been reported
35
x ' but none of the work provides a simple method which guaran
tees a minimum reduction. The methods range from complicated time
consuming methods to simple procedures which catch only the gross
combinations. General comments are made on the cost effectiveness of
reduction methods in the synthesis of sequential machines in Section IV.
Returning to the example, the following values for the P are selected and
inserted in the original Boolean expression.
pl P2 P3 P4 P5 P6 P7 P8
X, X2 *, X, *2 X3 XXX1 2 3 T, X2 T3 Xl X2 X3 Xl X2 X3 Xl X2 X3 x x "x1 2 3
The simplification of the resulting expression is shown in the Karnaugh map
of Figure 6 and the final expression is,
z z z
+z"
z x ~x +~z ~z "x x +~z ~z x x +z z x x
1233 2313 2313 1213 1223
3.4 Reduction of a Set of Boolean Functions
The method described in Section 3.3 for the reduction of a single next state
variable function is now extended to cover the reduction of a set of next state
variable functions. The first two steps treat each Boolean function as if it
were a single function. The output variable parts of every subfunction are
expressed as the sum of minterms and every pair of program words in each
Boolean function is weighted.
36
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The weights of the same pairs of P from all the Boolean functions are then
summed to give one weight for each pair of P . The set of summed weights
are then used to juxtaposition the pairs of P in a blank Karnaugh map as
described in Section 3.3. The set of values for the P obtained from the
n
Karnaugh map are then substituted in all of the original Boolean functions.
The Boolean functions are then reduced using one of the standard methods
The method of reducing a set of next state variable functions is applied to
reduce the following three, two output variable, two input variable, next
state variable functions.
(4)
Y = z z P + (z z +z z )P +z z P + z z P,1 121 X12 1 2 ' 2 123 124
Y, = z P + (z T +z"z +z z )P +z z P +z"z P2 1 2 1 x12 12 1 2 ' 2 123 124
Y = 1 ~z V +z z P +(z z
+~
~z )P + z T P
3 121 1 2 2 x12 1 2 ' 3 124
The weights of the P pairs for each of the three functions are
Y Y Y
] ^2
PPPP PPPPPP PPPP
23 24 12 23 24 13 23
5 5 5 5 5 5 5
The pairs of subfunctions with no common output variable terms were not
listed. The sum of the weights for the same pairs of P from the three
functions are shown below
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p, p2 3
15
P, P2 4
10
p p
1 2
P P,1 3
The pairs of Pfl are juxtapositioned in a Karnaugh map as shown below
x.
P2 P3
P4 Pl
The functions to be minimized are therefore
Zl S X, X2 +(Z, Z2 +Z, Z2 )X, X2 +Z, Z2 X, X2 +Z,T2 ^, X2
Zl Z2 X, X2 +<Z, ?2 +Z, Z2 +Z, Z2 ^,T2 +Z, Z2 X1T2 +
~z z "x X
12 12
z z x x, + z z x x + (z z12 12 12 12 x i1 "2 +Z, Z2 )X, X2 +Z, Z2 X, *2
The reduction of these functions is shown in the Karnaugh maps below
x
A Ci)
6,
1 1
1 A4
. i-
/
z,
l :J i*)
s1.
i
fi^ t^1 /
^ fe
J>
j
? i
J> i^
"!>
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Y -zzxx +ZZX +ZZX
1 12 12 12 2 12 1
Y = z
"z"
x x
+z"x"x"+zzx"
+T z
"x"
2 1212 112 122 121
Y = z
~z"
"x x +zz~x
+~
~z x
3 12 12 12 2 12 1
3.5 Tabular Method
The concepts and details developed in Sections 3.3 and 3.4 are now used to
describe a tabular method of reducing sets of next
state*
variable functions.
The following next state variable functions define the PC defined in Table 2
of Section H.
It is defined for this PC that when the program word P is presented, the
output from the PC will be 000 which means that the next state variables will
also be zero.
Y =(z"z z + z
"z* ~z~
+zTTz +z z
"z"
)P + z T P +
1 x 1 2 3 123 123 1 2 3
' 1 1232
~z z ~z P
12 3 3
Y =(z"zz +ZZZ +ZZZ +ZZZ )P +ZZZP +
2 V 1 2 3 12 123 1 2 3
' 1 1232
~Z ~Z ~Z P
12 3 3
Y =(z"zz+zzz +ZZZ +ZZZ )P +ZZZP
3 x123 123 123 1 2 3 ' 1 1232
Note that the tabular representation of a PC gives the output functions as the
sum of minterms, and the output terms common to any pair of subfunctions
40
can be read directly from the table.
In the Boolean expression of Y above, the term z z z is common to
1 12 3
the pair of subfunctions associated with P and P . This can be read from
2 3
Table 2 of Section n by noting that under P and P , Y is true when the2 3 1
output is
2(z"
z ~z ). Similarly under P and P , Y is true when the
12 3 1 2 2
output is 5(z T z ) which means z z is common to the subfunctionsx
1 2 3 12 3
associated with P and P in the expression for Y . The table shown
12 2
below gives the output terms in decimal notation which are common to each
pair of subfunctions . The subfunctions are referenced in the table by die
associated pair of P at the head of each column. This table was constructed
directly from Table 2 of Section H.
Function P P
2 3
P P
1 2
5
2
Consider the PC specification shown in Table 4, for three output variables
and two input variables .
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TABLE 4. PROGRAMMABLE COUNTER SPECIFICATION
P
i P2 P3
ZZZ
1 2 3
Y Y,1 2 Y3 ZZZ1 2 3 Y, Y, Y,1 2 3 ZZZ1 2 Y, Y2 Y3
0 0 0 1 0 1 1 1 0 0 0 1
1 0 1 0 1 0 0 0 1 0 1 1
2 0 1 1 2 0 0 1 2 1 1 0
3 1 0 0 3 0 1 0 . 3 0 1 0
4 1 0 1 4 0 1 1 4 0 0 0
5 1 1 0 5 1 0 0 5 1 0 0
6 1 1 1 6 1 1 1 6 1 1 1
7 0 0 0 7 1 0 0 7 1 0 1
The common output terms associated with each pair of subfunctions are shown
in Table 5. The terms in the subfunctions associated with P_ are don't-care
terms .
The Karnaugh maps of Figure 7 and Table 5 are used in calculating the number
of letters eliminated by combining terms common to the pairs of subfunctions .
Consider the two output terms 5(z "z z ) and 6(z z T ) from Y
12 3 1^3 I
which are common to the subfunctions associated with P and P2 and are
shown in the first column, rows 1 and 2 of Table 5. These output terms are
shown in the Karnaugh map in the first row , first column of Figure 7. The
42
TABLE 5. COMMON OUTPUT TERMS
0 0 0
2 2 1
4 4 6
6 6 7
weight of the pair of program words P , P is thus,
[5(2 - 1) + 1] + [5(2 - 1) + 1 ] =12
The Karnaugh map in the top row, third column of Figure 7 considers the
combination of the terms common to the following two subfunctions from Y
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(3 + 4 + 5 + 6)P and d (0 + 1 + 2 + 3 + 4 + 5 + 6 + 7)P
The output terms 3, 4, 5 and 6 which are common to the two subfunctions are
listed in column four, rows 1, 2, 3, and 4 of Table 5. The terms in the sub-
function associated with P, are don't-cares since P is a don't-care and4 4
from the definition of a PC, the output states are not of interest when a
don't-care program word input exists. The letter d is used in the Karnaugh
maps of Figure 7 to indicate that one of the two terms is a don't-care term.
For example, the entry in z z z is a d and is associated with the two
12 3
terms "z z2 z P and
d(z"
z z3 P4 ) where the latter is a don't-care
term. The calculation of the weight of P P is as follows.
[5(2-1) + 1-5] +
[5(22
-1) +2
- 10] +
[5(22
- 1) +2 -15 ] =10
The weights of all pairs of P are given below.
Function P
1 P2 P P1 3 p p1 4 P P,2 3 P P2 4 p, p3 4
Y
i
12 12 10 24 10 14
Y2 0 23 14 6 14 14
Y3 38 12 18 12 18 14
Sum 50 47 42 42 42 42
Guided by the above weights, the pairs of P were juxtapositioned as shown
below.
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p
1
P
2
p
3
P
4
The values of the Pn are arbitrarily set at P = 00, P = 10, P =01 and
P = 11 for the above map configuration. The value P = 11 is still a don't-* 4
care in the sense that when it is presented to the PC, the output of the PC is
not of interest.
Using Table 4 and the above values for P , P and P the next state
1 2 3
variable functions to be minimized are
Y = m(2, 9, 12, 16, 20, 21, 22, 24, 25, 26, 29, 30) +
d(3, 7, 11, 15, 19, 23, 27, 31)
Y = m(2, 4, 5, 8, 9, 13, 14, 18, 20, 24, 25, 30) +
d(3, 7, 11, 15, 19, 23, 27, 31)
Y = m(0, 1, 2, 5, 8, 10, 16, 18, 24, 25, 26, 29) +
d(3, 7, 11, 15, 19, 23, 27, 31)
where the functions are given as the Boolean sum of minterms in decimal
notation and the terms in the brackets after the d are don't-care terms. The
minterms were formed by reading Table 4 like a truth table and adding the
values for Pn. For example, the first true Y, under P in Table 4 is for
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zzz (3) which with P =00 gives z z z x x (12). The second123X/ 1 & 12 3 T 2 V
true Y under P is for z ~z ~z (4) which gives z ~z T ~x (16).
1 1 123W b 1 2 3 1 2
X
The first true Y imder P = 01 is for ~z ~z (0) which gives3 3 12 3
~Z ~Z ~X X (1).
12 3 1 2
X '
3.6 Outputs With Don't-Cares
The method of handling don't-cares resulting from input combinations
(program words) which are not of interest was described in the previous
section. This section describes how don't-cares in the next state variables
of a PC are handled. Consider again the specification of the three output
variable, two input variable PC defined in Table 2 of Section II. The outputs
of the PC which are not used when the program words P or P are pre
sented to the PC can be considered to result in don't-care states in the next
state variables and the specification can be written as shown in Table 6.
When the program word P is presented, the output from the PC is not of
interest. Note that under ideal operating conditions the don't-care next state
variable states never occur and as is required by the PC specification the
unused outputs are never generated unless P4 is presented to the PC. The
Boolean expression for Y is given below for reference only.
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Y-[zzz+zzz +ZZZ +ZZZ 1 P +1 123 123 123 1 2 3 J 1
[ z z z +
d(z"
T + z +
"z~
z z + z "z
~
+
123 X 1 2 3 123 123 ] 2 3
z z T + z z z )]P +fTzz"+
d(z"
z +
123 1 2 3 ' J 2 L 1 2 3 v 1 2 3
ZZZ +ZZZ +zz"z"+zzz )1P +
123 123 123 1 2 3 ' J 3
d[z z z +z z z +z"z z + z
~z~
~F +
123 123 123
"
1 2 3 1 2 3
ZZZ +ZZZ +ZZZ1P
12 3 12 3 1 2 3 J 4
TABLE 6. PROGRAMMABLE COUNTER SPECIFICATION
p
1 P2 P3
Y
l
Y
2
Y
3
Y
i Y2 Y3 Y i Y2 Y3
0 0 0 1 5 0 1 0 0 0 1 0
1 0 1 0 2 1 0 1 2 1 0 0
2 0 1 1 0 d d d 4 Q 0 0
3 1 0 0 1 d d d 1 d d d
4 1 0 1 3 d d d 3 d d d
5 1 1 0 4 d d d 5 d d d
6 1 1 1 6 d d d 6 d d d
7 0 0 0 7 d d d 7 d d d
Table 7 gives the output terms common to each pair of Pn. When one of the
terms is a don't-care, the letter d is included in parenthesis after the common
term. The don't-cares are from two sources, the first from terms in the
subfunction associated with P which is not used and secondly from next4
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state variable states which are not used when P or P is presented
2 3 *
to the PC.
TABLE 7. TERMS COMMON TO PAIRS OF P
Function P P
1 2
P P
1 3
P P
1 4
P P
2 3
P P
2 4 P3 P4
Y
i 3(d)
4(d)
3(d)
5(d)
3(d)
4(d)
2 2(d) 2(d)
6(d) 6(d) 5(d)
6(d)
Y
2
5 1(d) 1(d) 5(d) 5(d) 0(d)
1(d) 5(d) 2(d) 0(d)
6(d) 6(d) 5(d)
6(d)
Y
3
2
0(d)
4(d)
6(d)
6(d) 0(d)
2(d)
4(d)
6(d)
2(d)
Pairs of common terms which are both don't-cares are not included in the
above table since no letters are eliminated by their combination. The
Karnaugh maps shown in Figure 8 were used as an aid in calculating the
following weights for the pairs of P
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Yi <P, P2 >'Y2 <P, P3 >: [5(22-l) + 2-l0] + [5(2-l) + l-5]
Y] (P] P3 ): 3 [5(2-l)+l-5 ] =3
Y, (p2 P ): [5(22-l)+2-l0] + [5(22-l) + 2-l5] + [5(2-1)
1 - 5 ] =10
Y] (P2 P3 ): 5(2-1) + 1 = 6
Yl ^2 P4 ' P3 P4 >' Y3 <P2 P4 > Y2 <P P > Y2 (P3 P4 >
Y3 <P, P3 >s 5(2 -1) + 1-5=1
Y2 (p p2 ): [5(22-l) + 2-5 ] + [5(2-1) + 1-5] =13
Y2 (P] P4 ): 2 [ - 2) + 2 - 10 ] =14
Y2 (p p3 ): 2 [ 5(2 - 1) + 1 - 5 ] =2
Y3 (Pi P2 )S
5(23
- 1) + 3 - 15 = 23
Y3 (P P4 ); 5(2d - 1) + 3 - 20 - 18
Summing the weights of the same pairs gives.
PP PP PP PP PP PP12 13 14 2 3 2 4 3 *4
44 12 42 8 3 2
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Guided by the above weights the pairs are juxtapositioned in a blank Karnaugh
map as shown below,
p
1 P2
p4 P3
and values P^ = 00, P2 = 10, P3 11, and P4 - 01 are arbitrarily
selected to satisfy the above juxtaposition. These values are then substituted
in the original specification for the next state variables to give
Y * m(10, 11, 12, 16, 20, 24) + d (1, 2, 5, 6, 7, 9, 13, 14, 15, 17, 18,
21, 23, 25, 26, 27, 29, 30, 31)
Y * m(3, 4, 8, 20, 22, 24) + d (as for Y )
Y m(0, 8, 10, 16, 24) + d (as for Y )
which are the functions to be minimized. The minimization of these functions
is given in Figure 9 and the reduced functions are shown below.
Y =z x +~z"z z + z
"z"
~x +z
1 21 123 121 123
Y, = "Z Z + Z ~Z "x
+~
~Z X2 2 3 2 3 1 12 1
Y " ~z ~x +z ~z ~x +~z x IT3 2 3 1 2 3l 112
One additional step is required to complete the development of Hie next state
variable functions. The above equations give the required relation between
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the present state inputs and outputs and the next state variables provided the
output states are always one of the outputs called for by the PC specification.
However, one of the don't-care output states may be entered by applying the
don't-care input word (program word) P4 or during the power on to the PC,
or due to noise. The homing characteristics of the PC must, therefore, be
examined to ensure that the output states do not cycle continually through a
set of don't-care states. The PC design should be such that if a don't-care
output state is entered then the PC will always automatically home to one of
the output states called for by the existing program word. The next state
variable functions above are now examined to determine if they will always
home to a required output state. The procedure is to start with each don't-
care output state and determine by use of the next state variable functions if
the PC homes to a required output state. There are no don't-care output
states in the sequence called for by the program word P and we, therefore,
start with the don't-care outputs associated with the sequence called for by
P =10
2
Initial Output State: 000
Subsequent States: Oil, 101
which is as required since 101 is a required output state.
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Initial Output State: 001
Subsequent Output States: Oil, 101
Initial Output State: 100
Subsequent Output States: 000, 011, 101
Initial Output State: 110
Subsequent Output States: 100, 000, 011, 101
Initial Output State: Ul
Subsequent Output State: 100, 000, 011, 101
Thus, when the program word P is presented to the PC, it will always
home, to a state in the required output sequence. The don't-care outputs
associated with the sequence called for by P = 01 are now examined.
Initial Output State: 001
Subsequent Output States: 010
Initial Output State: 011
Subsequent Output State: 100
Initial Output State: 101
Subsequent Output States: 110, 111, 000
which is as required and the next state variable functions meet the
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requirements for the PC specification. If a cycle in don't-care outputs had
been discovered then the procedure would have been to replace one or more of
the letters eliminated from the original next state variable functions. The
replacement(s) would not change the required output count but would have
guaranteed no cycles in don't-care output states. Consider the PC specifica
tion for three output variables and one input variable shown below.
p
1
Y
i
Y
2
Y
3
0 1 1 1
1 1 0 1
2 0 0 0
3 0 0 1
4 0 1 0
5 1 0 0
6 0 1 1
7 1 1 0
P
2
Y
i
Y
2
Y
3
0 0 0 1
1 0 1 0
2 0 1 1
3 1 0 0
4 1 0 1
5 0 0 0
6 d d d
7 d d d
Since there is only one variable in the program word, the choice of values for
P and P is arbitrary.
1 2
Let P =0 and P = 1.
1 2
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The Boolean functions for the next state variables are,
Yi = (0 + 1 + 5 + 7) P + (3 + 4) P + d [ (6 + 7) P ]
Y2=(0+4 + 6 + 7)P +(1 + 2)P +d[(6+7)P]
Y3 = (0 + 1 + 3 + 6) P + (0 + 2 + 4) P + d [ (6 + 7) P2 ]
which gives,
Y = m(0, 2, 10, 14, 7, 9) + d(13, 15)
Y2 = 53m(0, 8, 12, 14, 3, 5) + d(13, 15)
Y3 = Em(0, 2, 6, 12, 1, 5, 9) + d(13, 15)
Figure 10 shows a reduction of these functions using Karnaugh maps.
The reduced expressions are,
Y =zzx +zzx +zzx +zzx
1 1 2 1 231 131 131
Y =zz +z"z"x +~Z ~Z ~X +~Z ~Z Z X
2 12 231 231 1231
Y =z"x +z""z""x +~z z "x + z z T
3 3l 121 131 123
There are two don't-care states when P2 = 1. The two states are 110 and 111
which are now examined for cycling using the above Boolean expressions.
z
1
z
2
z
3
X
i
Y
l
Y
2 Y3
1 1 0 1 1 1 1
1 1 1 1 1 1 0
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When P =1 and the output from the PC is Y Y Y or Y Y Y, , then2 r 12 3 12 3
the output of the PC will continue to cycle through these two states and will not
enter the required output sequence. This condition exists because don't-care
terms were used in the reduction of the Boolean expressions.
The unwanted condition is removed by limiting the use of don't-care terms in
the reduction of the original Boolean expressions.
It can be observed from the above check that changing the value of Y will not
help since it would result in getting stuck in 111 or 110.
Refer to the Karnaugh Map of Figure 10 (Y ) and consider not using the don't-
care term z z z x . This would give the following Boolean expression
forY2 ,
Y = z +z"z"x + ~z ~x +~"z"z x
2 121 231 231 1231
Reexamining for cycling we get
z
1
z
2
z
3
X
1
Y
i
Y
2 Y3
1 1 0 1 1 1 1
1 1 1 1 1 0 0
The cycle is thus removed and the use of the above expression for Y satisfies
the required specification.
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3.7 Summary
The synthesis of a PC consists essentially of the reduction of a set of
incompletely defined next state variable functions . The part of the functions
not defined are the program or input variables to the PC. The program inputs
are assigned values during the synthesis procedure which will tend to result in
the best minimization of the next state variable functions. Assuming that the
specification of the PC to be synthesized is given in the tabular form described
in Section II then the synthesis procedure is summarized as follows.
(1) Construct a table which lists the output terms common to pairs of
subfunctions for each of the next state variable functions .
(2) Construct Karnaugh Maps showing the combinations of each of the sets
of common output terms.
(3) Using the Karnaugh Maps as an aid, calculate the number of letters
eliminated by combining the terms from two subfunctions assuming that the
P are distanced one apart.
(4) Use the number of letters eliminated as a weight for the associated pair
of Pn and juxtaposition the pairs of Pn in a blank Karnaugh Map guided by the
weights of the pairs of Pn.
(5) Substitute the values of the Pn obtained by positioning them in the
Karnaugh Map in the original next state variable functions .
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(6) Minimize the next state variable functions.
IV THE APPLICATION OF PROGRAMMABLE COUNTERS
This section questions the cost effectiveness of using the model shown in
(1) (2) (3) (7)
Figure 11 and the methods described in the literature for the
synthesis of synchronous sequential machines (SSM). The relation between
engineering and computer time costs and cost savings from hardware minimi
zation is not well established but the complexity of the proposed techniques do
not appear to be compatible with the average assembled cost of a gate or flip-
flop. It is suggested that except for cases such as high volume production of
the same SSM or critical power consumption and weight requirements that
complex hardware minimization procedures are not justified. An alternate
procedure for the synthesis of SSM's which uses PC's as control units is
described in this section.
Some of the disadvantages of using the general synthesis procedure based on the
model of Figure 11 are now discussed. The major steps of Ihe procedure are
listed below and are discussed in turn.
(1) Develop one or more state tables or diagrams from the original function
requirement.
(2) Minimize the state table.
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(3) Make secondary state assignments and minimize the combinational logic.
The first step in the above procedure is by far the most significant since the
form of the sequential algorithm must consider all of the functional requirements
such as operating speed, flexibility, interface, and the implementation costs.
The standard procedures in the literature describe this step as basically
heuristic and subject to improvement as the designer gains experience. This is
unfortunate since this step determines the worth of the design and if a poor
sequential algorithm is selected steps 2 and 3 above will never result in a good
design or low hardware count.
A detailed study of this step is beyond the scope of this thesis, but the procedure
described later in this section puts greater emphasis on this step and provides a
model which makes it simpler to check the hardware complexity for different
sequential algorithms.
Step 2 above minimizes the number of states and tends to ignore the significant
consideration of the interdependence of the memory size and the complexity of
the combinational logic. The minimization of states in many cases does not
lead to a minimum total hardware count for memory and combinational logic.
A further difficulty is that as the number of inputs to the SSM goes up and the
sequences become more complex, the number of possible states becomes
unmanageable. This problem can be overcome in practice by modeling the
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required function with a word organized machine which operates on a fixed
field of bits as opposed to single bits. The total required function is divided
into subfunctions and word organized hardware subunits are designed to
implement the subfunctions .
Finally, the minimization procedures of steps 2 and 3 reduce the hardware in
terms of individual gates and memory elements. This is not consistent with
the advent of standard off-the-shelf low cost medium scale integrated (MSI)
logic modules which provide a multiplicity of gates or interconnected gates and
memory elements in a single unit. The use of MSI units makes the cost
effectiveness of eliminating a few more flip-flops or gates less meaningful.
The availability of many types of minicomputers provides the digital designer
with an alternate approach. Many of these minicomputers can be programmed
using a machine language to provide a special purpose SSM. This approach
starts with a fixed set of hardware in the form of a minicomputer which may
consist of registers, arithmetic unit, memory, and control gates which
interconnect the registers , arithmetic unit and memory. Thus, the machine
language program provides the designer with a method of creating many
configurations from a limited set of hardware and permits him to concentrate
on generating the required function by making a number of different flow
diagrams to determine which one can best be implemented via the machine
language. The study of different flow diagrams may be further simplified by
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using subprograms for subfunctions such as addition, multiplication, compar
ison or a code conversion. These subprograms are stored in the computer
memory and become an integral part of the special purpose SSM operation.
The limitation of minicomputers is that they are a fixed set of hardware which
may not be capable of meeting the required function. For example, the
required function may require simultaneous high speed multiplications which
could not be executed in the one arithmetic unit provided in the minicomputer.
The purpose of introducing the minicomputer was not to make a detailed study
of its use in synthesizing SSM's but to introduce the concepts of machine
language programming and use this as background for the explanation of the
model of an SSM shown in Figure 12. The model can be described as a special
purpose computer and consists of a number of hardware subunits which can be
interconnected by steering gates and whose operation is controlled by a set of
control lines. The selection of the steering paths and the control sequences
come from a control unit which has the characteristics of a PC. The output
from the control unit is a set of programmable counts which in this case are
used as control instructions. Figure 13 shows a hypothetical input and output
from a control unit with a sixteen bit output word and an eight bit input word
with formats as shown below.
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Input Word:
External
Control
Feedback
Control
Steering
Control
12 3 4 5 6 7 8
Output Word:
Control Lines to
Subunits
12345678 9 10 1 12 13 14 15 16
These details are not of interest in this discussion and are included only to
show the general operation of the control unit.
The synthesis of an SSM using the model shown in Figure 12 is basically a two
step procedure. The first step is to define the required function by one or
more flow diagrams similar to those which would be used in preparation for
writing a machine language program to execute the required function on a
digital computer. The second step is to design a PC control unit and steering
gate complex to interconnect the subunits .
The first step consists of constructing flow diagrams and each operation in a
flow diagram is from a set of defined subfunctions such as add, multiply,
make a binary or decade count, or a code conversion, or a comparison. Each
of the defined subfunctions should be available from a single MSI logic unit or
from the hard wired interconnection of a few MSI units. The flow diagram is
not restricted to a single path, but may consist of a number of parallel or
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interconnected paths which call for simultaneous operations such as multipli
cation or comparison. The flow diagrams also include steering (inter
connection) and subunit control operations.
A number of different flow diagrams should be constructed. The objective is
to satisfy the required function including the operating time using a minimum
number of parallel paths and different types of subfunctions. An ideal type of
flow diagram would be one which iterates through a minimum number of
different types of subfunctions .
The emphasis of the first step of this synthesis procedure is to provide the
designer with a set of subfunctions to be used to formulate the required
function and to give a relatively quick check on the amount of hardware in
terms of MSI units required to implement a proposed flow diagram. The end
result of the first step is a detailed flow diagram and a defined set of MSI
units required to implement the flow diagram. The flow diagram contains the
information required to construct a table of the type shown in Figure 13 which
in turn can be used to construct a control unit (PC) specification table of the
type shown in Table 2 of Section II. The control unit (PC) can then be
synthesized using the technique described in Section III and the final step is the
design of the steering gate network.
There may not be complete freedom in selecting the values of the input words
to the control unit due to restrictions imposed by the feedback control and/or
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the external control. However, it should be remembered that the technique
described in Section in requires only a particular juxtaposition of the input
words with distance one apart with no restrictions on the absolute values of
the input words. Thus, some freedom does exist to meet input word
restrictions .
The synthesis technique suggested in this section provides the logic designer
with a method of designing more complex SSM's and puts emphasis on
hardware minimization by optimizing the sequential algorithm as opposed to
minimizing the number of individual gates and flip-flops. The philosophy of
this approach must also question the cost effectiveness of the technique
described in Section EI for some applications since the system shown in
Figure 14 can be used as a control unit with the same characteristics. The
system in Figure 14 would result in higher hardware costs and would not be
as fast as a PC but the engineering design and computer time costs if any
would be less.
The system in Figure 14 consists of a random access memory (RAM), an
index register, program register and comparator. The required output word
sequences are stored at known addresses in the memory. The relation
between, say two sequences and the memory address, could be as shown
below.
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SEQUENCE #1 SEQUENCE #2
Memory Address Output Sequence Memory Address Output Sequence
1 0 0 0 0 17 1111
2 0 0 0 1 18 1110
3 0 0 11 19 110 1
4 0 0 11 20 110 0
5 0 10 1 21 10 11
6 0 10 1 22 10 10
7 10 0 0 23 10 0 1
8 10 0 0 24 10 0 0
9 10 0 1 25 0 111
10 10 0 1 26 0 110
11 10 0 1 27 0 10 1
The choice of memory address sets is arbitrary and the words of the required
sequences are stored in known memory addresses which increment by one for
each word in the same sequence. A sequence is called for by inserting a
program word in the program register. The program word contains the
address in the RAM of the first and last words in the sequence. The address
of the first word in the required sequence is transferred via the index
register to the RAM, and the first word of the sequence is presented at the
output of the RAM. The index register is incremented by one by the clock,
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and the next word of the sequence is called from the RAM. The procedure is
continued until the last address of the sequence is generated. A comparator
is used to detect the address of the last word in a sequence and stop the
operation, or if the sequence has to run continuously, to reset the index
register to the address of the first word in the sequence.
In general a PC can be used to generate any finite set of word sequences where
each sequence is called for by a unique program word. The word sequence can
be used to synthesize a time varying quantized signal or to control a digital
system as shown in Figure 12. The external input to the control unit of Figure
12 could be from a human operator or from transducers or instruments
associated with any process.
V SUMMARY AND CONCLUSIONS
A PC is a type of SSM whose outputs are not dependent on the past history of
the inputs, but only on the present inputs and the present states. The values
of the inputs are considered as program or instruction words which when held
in steady state cause a specific output sequence to be generated. It was shown
in Section HI that if the values of the program input are not fixed by external
requirements, that values can be assigned which tend to minimize the combina
tional logic of the PC.
The method described in Section HI for the synthesis of PC's sets the number
of memory elements equal to the number of output variables which eliminates
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the need for state reduction. This is not essential to the method described
and state reduction could be the first step of the procedure. However, the
cost effectiveness of state reduction in the synthesis of PC's was questioned
in Sections IH and IV.
A PC can be used to synthesize time varying quantized signals or as a control
unit in word organized synchronous digital systems. The application of PC's
*
as control units was explored in Section IV and it was suggested that the use
of special purpose devices with the configuration shown in Figure 12 is in
general a more cost effective approach to the design of synchronous digital
machines .
The method of designing PC's detailed in Section IH is probably only cost
effective if high speed operation or high volume production is required. The
high speed capability is of particular interest since a PC can be considered
as providing hardware microprograms which are initiated by the program
input words. The high speed hardware microprograms can be effectively
used in the design of special purpose high speed data processors such as
those used to perform fast fourier transforms.
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APPENDIX
The number of letters eliminated from a Boolean expression by combining
M2 minterms of N variables is given by,
2M_1 [ N + 1 ] + 2M_2 [ N ] +
2M"3
[ N - 1 ] + + 2 [ N - M + 2 ]
Let X - N - M + 2
2X + 21[X+l]+22[X + 2]+ + 2M~1 [ X + M - 1 ]
= X [ 2 + 21 + +
2M_1
] + [ 21 + 2.22 + 3.23 + (M - 1)
2M=1
]
X 2M-1
2-1
2^
-1
2-1
2 3 M-l
2 + 2 + 2.2 + (M-2)2
X [ 2M-1 ] + | [ 2M"1-1 ] 2 + [ 2M"2 - 1 ] + 23 + 2.24 + (M-S^"1
X[2M-1]+ l[2M-1-l]2+[2M-2-l]22+[2M-3-l]23+-
X[.2M-1] + J 2M(M-1) - 2(2^-1)
r
M
, ( M )
X [ 2 -1 ] + J
21
(M-2) + 2 >
[ N - M + 2 ] [ 2M-1 ] + 2M(M-2) + 2
N [ 2M-1 ] + M
- + 2M-Vl>
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